diff options
| author | Rex-BC Chen <rex-bc.chen@mediatek.corp-partner.google.com> | 2021-04-19 20:50:44 +0800 |
|---|---|---|
| committer | Hung-Te Lin <hungte@chromium.org> | 2021-05-13 01:43:30 +0000 |
| commit | 8c3b747ccffc6a0fda8bde74caaf685dde78930f (patch) | |
| tree | 32afb4dda627758fe63bd1c9acbb0b21ea0d755a /src/soc | |
| parent | 2d0bf34201b68e10597c16d5684c14dd4c9587ea (diff) | |
soc/mediatek/mt8195: Enable SCP SRAM
Enable SCP SRAM to allow module in SCPSYS to access DRAM.
TEST=AFE acess DRAM successfully
Signed-off-by: Rex-BC Chen <rex-bc.chen@mediatek.com>
Change-Id: I40862f8d74e5aa17361f1c91ea31a10b0a4ffb31
Reviewed-on: https://review.coreboot.org/c/coreboot/+/54014
Reviewed-by: Yu-Ping Wu <yupingso@google.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc')
| -rw-r--r-- | src/soc/mediatek/mt8195/Makefile.inc | 1 | ||||
| -rw-r--r-- | src/soc/mediatek/mt8195/include/soc/scp.h | 14 | ||||
| -rw-r--r-- | src/soc/mediatek/mt8195/scp.c | 19 |
3 files changed, 34 insertions, 0 deletions
diff --git a/src/soc/mediatek/mt8195/Makefile.inc b/src/soc/mediatek/mt8195/Makefile.inc index efd4a12d02..67ceed3603 100644 --- a/src/soc/mediatek/mt8195/Makefile.inc +++ b/src/soc/mediatek/mt8195/Makefile.inc @@ -27,6 +27,7 @@ romstage-y += ../common/flash_controller.c romstage-y += ../common/gpio.c gpio.c romstage-y += ../common/i2c.c i2c.c romstage-y += ../common/pll.c pll.c +romstage-y += scp.c romstage-$(CONFIG_SPI_FLASH) += ../common/spi.c spi.c romstage-y += ../common/timer.c timer.c romstage-y += ../common/uart.c diff --git a/src/soc/mediatek/mt8195/include/soc/scp.h b/src/soc/mediatek/mt8195/include/soc/scp.h new file mode 100644 index 0000000000..c5c552b6c5 --- /dev/null +++ b/src/soc/mediatek/mt8195/include/soc/scp.h @@ -0,0 +1,14 @@ +/* SPDX-License-Identifier: GPL-2.0-only */ + +#ifndef SOC_MEDIATEK_MT8195_SCP_H +#define SOC_MEDIATEK_MT8195_SCP_H + +#include <soc/addressmap.h> + +#define SCP_SRAM_PDN_DISABLE_VAL 0xFFFFFFFF + +#define REG_L1TCM_SRAM_PDN (void *)(SCP_CFG_BASE + 0x2102C) + +void scp_rsi_enable(void); +void scp_rsi_disable(void); +#endif diff --git a/src/soc/mediatek/mt8195/scp.c b/src/soc/mediatek/mt8195/scp.c new file mode 100644 index 0000000000..3a3bc27b1c --- /dev/null +++ b/src/soc/mediatek/mt8195/scp.c @@ -0,0 +1,19 @@ +/* SPDX-License-Identifier: GPL-2.0-only */ + +#include <device/mmio.h> +#include <soc/scp.h> + +void scp_rsi_enable(void) +{ + u32 val; + + for (val = SCP_SRAM_PDN_DISABLE_VAL; val != 0U;) { + val = val >> 1; + write32(REG_L1TCM_SRAM_PDN, val); + } +} + +void scp_rsi_disable(void) +{ + write32(REG_L1TCM_SRAM_PDN, SCP_SRAM_PDN_DISABLE_VAL); +} |