summaryrefslogtreecommitdiff
path: root/src/soc
diff options
context:
space:
mode:
authorAngel Pons <th3fanbus@gmail.com>2021-01-28 12:51:11 +0100
committerFelix Held <felix-coreboot@felixheld.de>2021-01-29 17:46:55 +0000
commit7d638784a25c3d715c68773fc171d76f647e8143 (patch)
tree6b63509d6427939f24ab3237bebc85c06343d2d0 /src/soc
parent7830af3c8d3bd4e1b1bd42c717c0364421bdd4b2 (diff)
device/Kconfig: Declare MMCONF symbols' type once
Only specify the type of MMCONF_BASE_ADDRESS and MMCONF_BUS_NUMBER once. Change-Id: Iacd2ed0dae5f1fb6b309124da53b3fa0eef32693 Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/50032 Reviewed-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-by: Felix Held <felix-coreboot@felixheld.de> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc')
-rw-r--r--src/soc/amd/cezanne/Kconfig2
-rw-r--r--src/soc/amd/picasso/Kconfig2
-rw-r--r--src/soc/amd/stoneyridge/Kconfig2
-rw-r--r--src/soc/intel/alderlake/Kconfig1
-rw-r--r--src/soc/intel/baytrail/Kconfig1
-rw-r--r--src/soc/intel/braswell/Kconfig1
-rw-r--r--src/soc/intel/common/block/systemagent/Kconfig1
-rw-r--r--src/soc/intel/denverton_ns/Kconfig1
-rw-r--r--src/soc/intel/elkhartlake/Kconfig1
-rw-r--r--src/soc/intel/icelake/Kconfig1
-rw-r--r--src/soc/intel/jasperlake/Kconfig1
-rw-r--r--src/soc/intel/tigerlake/Kconfig1
-rw-r--r--src/soc/intel/xeon_sp/Kconfig1
13 files changed, 0 insertions, 16 deletions
diff --git a/src/soc/amd/cezanne/Kconfig b/src/soc/amd/cezanne/Kconfig
index d405cdde5b..d8f994e231 100644
--- a/src/soc/amd/cezanne/Kconfig
+++ b/src/soc/amd/cezanne/Kconfig
@@ -114,11 +114,9 @@ config CPU_ADDR_BITS
default 48
config MMCONF_BASE_ADDRESS
- hex
default 0xF8000000
config MMCONF_BUS_NUMBER
- int
default 64
config MAX_CPUS
diff --git a/src/soc/amd/picasso/Kconfig b/src/soc/amd/picasso/Kconfig
index 48132fcfa1..4989ee2412 100644
--- a/src/soc/amd/picasso/Kconfig
+++ b/src/soc/amd/picasso/Kconfig
@@ -180,11 +180,9 @@ config CPU_ADDR_BITS
default 48
config MMCONF_BASE_ADDRESS
- hex
default 0xF8000000
config MMCONF_BUS_NUMBER
- int
default 64
config VERSTAGE_ADDR
diff --git a/src/soc/amd/stoneyridge/Kconfig b/src/soc/amd/stoneyridge/Kconfig
index 6aebd85e1d..baf3f4e9df 100644
--- a/src/soc/amd/stoneyridge/Kconfig
+++ b/src/soc/amd/stoneyridge/Kconfig
@@ -125,11 +125,9 @@ config BOTTOMIO_POSITION
ranges are present.
config MMCONF_BASE_ADDRESS
- hex
default 0xF8000000
config MMCONF_BUS_NUMBER
- int
default 64
config VGA_BIOS_ID
diff --git a/src/soc/intel/alderlake/Kconfig b/src/soc/intel/alderlake/Kconfig
index c67c424b2c..7289e02032 100644
--- a/src/soc/intel/alderlake/Kconfig
+++ b/src/soc/intel/alderlake/Kconfig
@@ -159,7 +159,6 @@ config PCR_BASE_ADDRESS
This option allows you to select MMIO Base Address of sideband bus.
config MMCONF_BASE_ADDRESS
- hex
default 0xc0000000
config CPU_BCLK_MHZ
diff --git a/src/soc/intel/baytrail/Kconfig b/src/soc/intel/baytrail/Kconfig
index 33923d0dc0..6d91d5850e 100644
--- a/src/soc/intel/baytrail/Kconfig
+++ b/src/soc/intel/baytrail/Kconfig
@@ -42,7 +42,6 @@ config VBOOT
select VBOOT_STARTS_IN_ROMSTAGE
config MMCONF_BASE_ADDRESS
- hex
default 0xe0000000
config MAX_CPUS
diff --git a/src/soc/intel/braswell/Kconfig b/src/soc/intel/braswell/Kconfig
index c2522b2be7..fcf07fafab 100644
--- a/src/soc/intel/braswell/Kconfig
+++ b/src/soc/intel/braswell/Kconfig
@@ -57,7 +57,6 @@ config VBOOT
select VBOOT_STARTS_IN_ROMSTAGE
config MMCONF_BASE_ADDRESS
- hex
default 0xe0000000
config MAX_CPUS
diff --git a/src/soc/intel/common/block/systemagent/Kconfig b/src/soc/intel/common/block/systemagent/Kconfig
index 6dd1f3b363..c8aecabaad 100644
--- a/src/soc/intel/common/block/systemagent/Kconfig
+++ b/src/soc/intel/common/block/systemagent/Kconfig
@@ -6,7 +6,6 @@ config SOC_INTEL_COMMON_BLOCK_SA
if SOC_INTEL_COMMON_BLOCK_SA
config MMCONF_BASE_ADDRESS
- hex
default 0xe0000000
config SA_PCIEX_LENGTH
diff --git a/src/soc/intel/denverton_ns/Kconfig b/src/soc/intel/denverton_ns/Kconfig
index a7af6d587b..aa5c3456d6 100644
--- a/src/soc/intel/denverton_ns/Kconfig
+++ b/src/soc/intel/denverton_ns/Kconfig
@@ -44,7 +44,6 @@ config CPU_SPECIFIC_OPTIONS
select SUPPORT_CPU_UCODE_IN_CBFS
config MMCONF_BASE_ADDRESS
- hex
default 0xe0000000
config FSP_T_ADDR
diff --git a/src/soc/intel/elkhartlake/Kconfig b/src/soc/intel/elkhartlake/Kconfig
index 4e7533583e..24ef8b3efc 100644
--- a/src/soc/intel/elkhartlake/Kconfig
+++ b/src/soc/intel/elkhartlake/Kconfig
@@ -127,7 +127,6 @@ config PCR_BASE_ADDRESS
This option allows you to select MMIO Base Address of sideband bus.
config MMCONF_BASE_ADDRESS
- hex
default 0xc0000000
config CPU_BCLK_MHZ
diff --git a/src/soc/intel/icelake/Kconfig b/src/soc/intel/icelake/Kconfig
index 2fb0e6442f..3d56758ce8 100644
--- a/src/soc/intel/icelake/Kconfig
+++ b/src/soc/intel/icelake/Kconfig
@@ -123,7 +123,6 @@ config PCR_BASE_ADDRESS
This option allows you to select MMIO Base Address of sideband bus.
config MMCONF_BASE_ADDRESS
- hex
default 0xc0000000
config CPU_BCLK_MHZ
diff --git a/src/soc/intel/jasperlake/Kconfig b/src/soc/intel/jasperlake/Kconfig
index 2b73aad9c7..5324d84142 100644
--- a/src/soc/intel/jasperlake/Kconfig
+++ b/src/soc/intel/jasperlake/Kconfig
@@ -127,7 +127,6 @@ config PCR_BASE_ADDRESS
This option allows you to select MMIO Base Address of sideband bus.
config MMCONF_BASE_ADDRESS
- hex
default 0xc0000000
config CPU_BCLK_MHZ
diff --git a/src/soc/intel/tigerlake/Kconfig b/src/soc/intel/tigerlake/Kconfig
index 4962208d3a..cd84bdf453 100644
--- a/src/soc/intel/tigerlake/Kconfig
+++ b/src/soc/intel/tigerlake/Kconfig
@@ -146,7 +146,6 @@ config PCR_BASE_ADDRESS
This option allows you to select MMIO Base Address of sideband bus.
config MMCONF_BASE_ADDRESS
- hex
default 0xc0000000
config CPU_BCLK_MHZ
diff --git a/src/soc/intel/xeon_sp/Kconfig b/src/soc/intel/xeon_sp/Kconfig
index 3dfc86fb3c..6c10c35039 100644
--- a/src/soc/intel/xeon_sp/Kconfig
+++ b/src/soc/intel/xeon_sp/Kconfig
@@ -100,7 +100,6 @@ config DCACHE_BSP_STACK_SIZE
default 0x10000
config MMCONF_BASE_ADDRESS
- hex
default 0x80000000
config HEAP_SIZE