summaryrefslogtreecommitdiff
path: root/src/soc
diff options
context:
space:
mode:
authorFelix Held <felix.held@amd.corp-partner.google.com>2021-09-16 18:11:04 +0200
committerFelix Held <felix-coreboot@felixheld.de>2021-09-17 17:14:28 +0000
commit779eeb2fb575b6018214bd938687c4f0f6b53c76 (patch)
tree569b16f76570dde40ff29b2aad5709425320c7aa /src/soc
parent6078fe25020b623feec40df4f79698aee0caa5da (diff)
soc/amd/picasso/Kconfig: increase FSP_M_SIZE
When using a debug build of the FSP, the FSP-M binary is larger than the memory region we have allocated for it, so increase the size to make the binary of the debug build fit in there. Also adjust the VERSTAGE_ADDR so that it starts right after the the FSP-M memory region. TEST=coreboot builds now successfully when using a debug version of the FSP Signed-off-by: Felix Held <felix-coreboot@felixheld.de> Change-Id: Ib64806bcf948d5ed4bcf8e1f50004091f125dc7e Reviewed-on: https://review.coreboot.org/c/coreboot/+/57718 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Raul Rangel <rrangel@chromium.org>
Diffstat (limited to 'src/soc')
-rw-r--r--src/soc/amd/picasso/Kconfig4
1 files changed, 2 insertions, 2 deletions
diff --git a/src/soc/amd/picasso/Kconfig b/src/soc/amd/picasso/Kconfig
index 473f316f41..71c9c27238 100644
--- a/src/soc/amd/picasso/Kconfig
+++ b/src/soc/amd/picasso/Kconfig
@@ -177,14 +177,14 @@ config FSP_M_ADDR
config FSP_M_SIZE
hex
- default 0x80000
+ default 0xC0000
help
Sets the size of DRAM allocation for FSP-M in linker script.
config VERSTAGE_ADDR
hex
depends on VBOOT_SEPARATE_VERSTAGE
- default 0x2140000
+ default 0x2180000
help
Sets the address in DRAM where verstage should be loaded if running
as a separate stage on x86.