summaryrefslogtreecommitdiff
path: root/src/soc/ucb
diff options
context:
space:
mode:
authorhuang lin <hl@rock-chips.com>2015-06-30 10:01:14 +0800
committerPatrick Georgi <pgeorgi@google.com>2015-07-06 09:39:38 +0200
commitc2b48e55f1d4bd02a07515164ddcca472bf47351 (patch)
tree0c3866e4f50fd1b6cadc30f381ad25d553b30a91 /src/soc/ucb
parenta1e5a7761ad824ffd8449db02fec9274eb165bc2 (diff)
rockchip: rk3288: correct ddr 300MHz clock setting
CRU request (24MHz * nf) / nr > 440MHz, but now ddr 300MHz setting can't meet this request, so modify it BRANCH=None BUG=None TEST=Set ddr frequency to 300MHz and boot from mickey Change-Id: I00324f5864f5ce8c1a3768268e402e0beca214c6 Signed-off-by: Patrick Georgi <pgeorgi@chromium.org> Original-Commit-Id: 3d292b67245e714cb03ed35ee28c9b838d514da5 Original-Change-Id: I885704542293ed55e429a0b4b30135af7978990f Original-Signed-off-by: huang lin <hl@rock-chips.com> Original-Reviewed-on: https://chromium-review.googlesource.com/282445 Original-Reviewed-by: David Hendricks <dhendrix@chromium.org> Original-Reviewed-by: Julius Werner <jwerner@chromium.org> Reviewed-on: http://review.coreboot.org/10772 Tested-by: build bot (Jenkins) Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
Diffstat (limited to 'src/soc/ucb')
0 files changed, 0 insertions, 0 deletions