summaryrefslogtreecommitdiff
path: root/src/soc/sifive
diff options
context:
space:
mode:
authorArthur Heymans <arthur@aheymans.xyz>2020-10-19 16:36:30 +0200
committerAngel Pons <th3fanbus@gmail.com>2020-11-20 00:44:30 +0000
commitc660600e420a3fe2fb41387d332403933d6dfe8a (patch)
tree86648689e311d2ff8b6019a73bba638b44ca5bb3 /src/soc/sifive
parentc28f0e08024296b72f95f3475ff14ef22ccec046 (diff)
soc/intel/xeon_sp/{skx,cpx}: Add txt_get_chipset_dpr callback
Change-Id: Id824324325d05b52fb2b9ced04fd3539cc37bd55 Signed-off-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-on: https://review.coreboot.org/c/coreboot/+/46555 Reviewed-by: Angel Pons <th3fanbus@gmail.com> Reviewed-by: Christian Walter <christian.walter@9elements.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/sifive')
0 files changed, 0 insertions, 0 deletions