summaryrefslogtreecommitdiff
path: root/src/soc/rockchip
diff options
context:
space:
mode:
authorArthur Heymans <arthur@aheymans.xyz>2018-11-29 13:36:54 +0100
committerPatrick Georgi <pgeorgi@google.com>2018-12-05 13:32:42 +0000
commit90cca5422d2d44ee96cbcd420a878b2fb1b3e111 (patch)
tree8d5f2e8c8b54ae2a0c69a8eb2e673d4feb03efe9 /src/soc/rockchip
parent9fca297ca44eb388229523f820f57f795b49af15 (diff)
soc/intel/broadwell: Implement postcar stage
This does the following: - Reuse the cpu/intel/car/non-evict CAR setup and exit. - Use postcar_frame functions to set up the postcar frame Change-Id: I428832a2d7e46ce61a7f9bd498b609feb4518eb0 Signed-off-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-on: https://review.coreboot.org/c/29927 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Matt DeVillier <matt.devillier@gmail.com> Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Diffstat (limited to 'src/soc/rockchip')
0 files changed, 0 insertions, 0 deletions