diff options
| author | Shaunak Saha <shaunak.saha@intel.com> | 2016-06-07 02:06:28 -0700 |
|---|---|---|
| committer | Aaron Durbin <adurbin@chromium.org> | 2016-07-02 03:30:28 +0200 |
| commit | 5b6c5a500ed416f033a22eed1d8174063ebaf143 (patch) | |
| tree | 6dca69cee7e72887a48579c25f58141713dfc58a /src/soc/nvidia/tegra210/mmu_operations.c | |
| parent | 0b806285a7819397a5fede24cfdcf7c09d0caa1c (diff) | |
soc/intel/apollolake: Add GPE routing code
This patch adds the basic framework for SCI to GPE routing code.
BUG = chrome-os-partner:53438
TEST = Toogle pch_sci_l from ec console using gpioset command and
see that the sci counter increases in /sys/firmware/acpi/interrupt
and also 9 in /proc/interrupts.
Change-Id: I3b3198276530bf6513d94e9bea02ab9751212adf
Signed-off-by: Shaunak Saha <shaunak.saha@intel.com>
Reviewed-on: https://review.coreboot.org/15324
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Tested-by: build bot (Jenkins)
Diffstat (limited to 'src/soc/nvidia/tegra210/mmu_operations.c')
0 files changed, 0 insertions, 0 deletions