summaryrefslogtreecommitdiff
path: root/src/soc/mediatek/mt8192/include
diff options
context:
space:
mode:
authorRex-BC Chen <rex-bc.chen@mediatek.corp-partner.google.com>2022-02-21 11:44:47 +0800
committerFelix Held <felix-coreboot@felixheld.de>2022-02-23 15:05:40 +0000
commit3a3920263ac316982696cbcdef639e0f77323f00 (patch)
tree374413e49821d51a1e0dadc072c54de2a5080ed6 /src/soc/mediatek/mt8192/include
parenteee62c153774e503ceeba08aedacd03411755250 (diff)
soc/mediatek/mt8186: disable VSRAM_CORE
VSRAM_CORE is not used on kingler/krabby, so we disable it. This implementation is according to chapter 3.7 in MT8186 Functional Specification. BUG=b:220071688 TEST=the rail steadily shows 0V in either S0, S3, and S5. Signed-off-by: Rex-BC Chen <rex-bc.chen@mediatek.com> Change-Id: I5256f6a2c0ca5a951dc79f564575b526a84463fd Reviewed-on: https://review.coreboot.org/c/coreboot/+/62253 Reviewed-by: Yu-Ping Wu <yupingso@google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/mediatek/mt8192/include')
0 files changed, 0 insertions, 0 deletions