aboutsummaryrefslogtreecommitdiff
path: root/src/soc/mediatek/mt8186/soc.c
diff options
context:
space:
mode:
authorRex-BC Chen <rex-bc.chen@mediatek.corp-partner.google.com>2021-11-08 14:28:54 +0800
committerHung-Te Lin <hungte@chromium.org>2021-11-17 10:30:51 +0000
commitd8e8c873c055735930c9e38ac75f7a48d362af53 (patch)
tree3ee7243173df1f5b5fceba1aa73da735c131aa3b /src/soc/mediatek/mt8186/soc.c
parent15486f44a226b4b75a535b6a0cf5b798e39a4f07 (diff)
soc/mediatek/mt8186: initialize SSPM
SSPM is "Secure System Power Manager" that provides power control in secure domain. The initialization flow is to load SSPM firmware to its SRAM space and then enable. TEST=build pass BUG=b:202871018 Signed-off-by: Rex-BC Chen <rex-bc.chen@mediatek.com> Change-Id: I92eb501a1e48dd02d2f94ff392933261e6a42391 Reviewed-on: https://review.coreboot.org/c/coreboot/+/59340 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Yu-Ping Wu <yupingso@google.com>
Diffstat (limited to 'src/soc/mediatek/mt8186/soc.c')
-rw-r--r--src/soc/mediatek/mt8186/soc.c2
1 files changed, 2 insertions, 0 deletions
diff --git a/src/soc/mediatek/mt8186/soc.c b/src/soc/mediatek/mt8186/soc.c
index dcb9703e07..e20b447fdb 100644
--- a/src/soc/mediatek/mt8186/soc.c
+++ b/src/soc/mediatek/mt8186/soc.c
@@ -3,6 +3,7 @@
#include <device/device.h>
#include <soc/emi.h>
#include <soc/mmu_operations.h>
+#include <soc/sspm.h>
#include <symbols.h>
static void soc_read_resources(struct device *dev)
@@ -13,6 +14,7 @@ static void soc_read_resources(struct device *dev)
static void soc_init(struct device *dev)
{
mtk_mmu_disable_l2c_sram();
+ sspm_init();
}
static struct device_operations soc_ops = {