summaryrefslogtreecommitdiff
path: root/src/soc/intel
diff options
context:
space:
mode:
authorShelley Chen <shchen@google.com>2023-09-15 16:01:31 -0700
committerShelley Chen <shchen@google.com>2023-10-13 18:35:11 +0000
commit9b230ae29557f09e67b4d9a598a794af3d092199 (patch)
tree12078f33c248e3088635329c334241f84378ffe7 /src/soc/intel
parent8032dcee7f2e075972718fa9e639018546febeb7 (diff)
mb/google/brox: Create new Brox baseboard
This CL is just getting the initial brox framework to get the baseboard building. Copied files from brask baseboard and tried to remove contents of some files like the device tree and memory IDs. Added support for memory part "MT62F512M32D2DR-031 WT:B", mapped to DRAM ID 0. BUG=b:300690448 BRANCH=None TEST=./util/abuild/abuild -p none -t GOOGLE_BROX -x -a Change-Id: I929b465646ac4c69d4bab33ce23848c7b1fa0f98 Signed-off-by: Shelley Chen <shchen@google.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/78009 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Nick Vaccaro <nvaccaro@google.com>
Diffstat (limited to 'src/soc/intel')
0 files changed, 0 insertions, 0 deletions