aboutsummaryrefslogtreecommitdiff
path: root/src/soc/intel
diff options
context:
space:
mode:
authorMichael Niewöhner <foss@mniewoehner.de>2021-09-26 22:04:11 +0200
committerMichael Niewöhner <foss@mniewoehner.de>2021-10-17 12:58:56 +0000
commit7b34e319f2a796446eba6c84fbe970507cc3a1c4 (patch)
tree6235c8e407738bfda267bdad9ea51dabc34a2f0b /src/soc/intel
parent5bb6f9b7946abb81f495d1f1ead8429553b7c73b (diff)
soc/intel/common: add SGX fields to GNVS
Add the SGX fields to the GNVS. This is required for Skylake to use the common GNVS. Change-Id: I0077260b7eb1bc2b2fe2af69ac039b38ca0e7423 Signed-off-by: Michael Niewöhner <foss@mniewoehner.de> Reviewed-on: https://review.coreboot.org/c/coreboot/+/57947 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Angel Pons <th3fanbus@gmail.com> Reviewed-by: Nico Huber <nico.h@gmx.de> Reviewed-by: Paul Menzel <paulepanter@mailbox.org>
Diffstat (limited to 'src/soc/intel')
-rw-r--r--src/soc/intel/common/block/acpi/acpi/globalnvs.asl3
-rw-r--r--src/soc/intel/common/block/include/intelblocks/nvs.h4
2 files changed, 7 insertions, 0 deletions
diff --git a/src/soc/intel/common/block/acpi/acpi/globalnvs.asl b/src/soc/intel/common/block/acpi/acpi/globalnvs.asl
index ab63a5c407..003a5ce3df 100644
--- a/src/soc/intel/common/block/acpi/acpi/globalnvs.asl
+++ b/src/soc/intel/common/block/acpi/acpi/globalnvs.asl
@@ -25,4 +25,7 @@ Field (GNVS, ByteAcc, NoLock, Preserve)
A4GB, 64, // 0x30 - 0x37 Base of above 4GB MMIO Resource
A4GS, 64, // 0x38 - 0x3f Length of above 4GB MMIO Resource
, 64, // 0x40 - 0x47 Hest log buffer (used in SMM, not ASL code)
+ EPCS, 8, // 0x48 - SGX enabled status
+ EMNA, 64, // 0x49 - 0x50 EPC base address
+ ELNG, 64, // 0x51 - 0x58 EPC length
}
diff --git a/src/soc/intel/common/block/include/intelblocks/nvs.h b/src/soc/intel/common/block/include/intelblocks/nvs.h
index 5adbdb8550..3ebb08b519 100644
--- a/src/soc/intel/common/block/include/intelblocks/nvs.h
+++ b/src/soc/intel/common/block/include/intelblocks/nvs.h
@@ -27,6 +27,10 @@ struct __packed global_nvs {
u64 a4gb; /* 0x30 - 0x37 Base of above 4GB MMIO Resource */
u64 a4gs; /* 0x38 - 0x3f Length of above 4GB MMIO Resource */
u64 hest_log_addr; /* 0x40 - 47 err log addr (used in SMM, not ASL code) */
+ /* SGX */
+ u8 epcs; /* 0x48 - SGX enabled status */
+ u64 emna; /* 0x49 - 0x50 EPC base address */
+ u64 elng; /* 0x51 - 0x58 EPC length */
};
#endif