summaryrefslogtreecommitdiff
path: root/src/soc/intel
diff options
context:
space:
mode:
authorMario Scheithauer <mario.scheithauer@siemens.com>2024-09-16 10:56:40 +0200
committerFelix Held <felix-coreboot@felixheld.de>2024-09-18 21:54:07 +0000
commit5d96f0d2e8c166d63e409ff4684cb445458f4c3e (patch)
treed20e8a78808028be4b0fd99a7c58b82d2f0cb220 /src/soc/intel
parent0f9de13d3a9d55af08956fccef05e674f16d24b3 (diff)
mb/siemens/{mc_ehl2,mc_ehl3,mc_ehl5}: Enable real-time tuning in FSP
The real-time feature should also be activated for all mc_ehl mainboards, as it has already been done for mainboard mc_ehl1. It improves performance in the real-time environment for these mainboards. Change-Id: I04859b2f32bc11344b0620925f2414e7a6df625e Signed-off-by: Mario Scheithauer <mario.scheithauer@siemens.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/84391 Reviewed-by: Werner Zeh <werner.zeh@siemens.com> Reviewed-by: Uwe Poeche <uwe.poeche@siemens.com> Reviewed-by: Paul Menzel <paulepanter@mailbox.org> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/intel')
0 files changed, 0 insertions, 0 deletions