summaryrefslogtreecommitdiff
path: root/src/soc/intel
diff options
context:
space:
mode:
authorPaul Menzel <paulepanter@users.sourceforge.net>2015-11-07 09:15:06 +0100
committerMartin Roth <martinroth@google.com>2015-11-21 03:41:04 +0100
commit42b6265035a58bae254b701ec2a8fcc7d1ebb4a2 (patch)
tree4cbd2fde1724fa8f4ec7d80bce372f5f8496f483 /src/soc/intel
parent4aac08afecd51eb7f3e776d3422767dba0d49030 (diff)
cpu/amd/car/post_cache_as_ram: Avoid trailing spaces
Looking at the coreboot console logs there are sometimes trailing whitespaces in the output, for example, if writing `Done` was not possible. Adapt the code, that spaces are only added when needed. Change-Id: Ia0af493ab62b6fab24e8a2629cf5fd67329e0af7 Signed-off-by: Paul Menzel <paulepanter@users.sourceforge.net> Reviewed-on: http://review.coreboot.org/12357 Tested-by: build bot (Jenkins) Reviewed-by: Martin Roth <martinroth@google.com>
Diffstat (limited to 'src/soc/intel')
0 files changed, 0 insertions, 0 deletions