summaryrefslogtreecommitdiff
path: root/src/soc/intel
diff options
context:
space:
mode:
authorYidi Lin <yidi.lin@mediatek.com>2021-02-04 18:30:54 +0800
committerHung-Te Lin <hungte@chromium.org>2021-04-26 02:43:06 +0000
commit03e002f64d5742039b8d3df2cfb3142ba9bc5b3a (patch)
tree451b34a934896d5a6e7f7bb748d9ea980f84e743 /src/soc/intel
parent49b47eab8116b7a0040635fe7d3d31100c0bdb46 (diff)
soc/mediatek/mt8195: Add timer support
TEST=emerge-{oak, kukui, asurada, cherry} coreboot; verified on Asurada and Cherry P0 Signed-off-by: Yidi Lin <yidi.lin@mediatek.com> Change-Id: Ic6a87e7d5983bf14ad123de82ed670a22a7be1aa Reviewed-on: https://review.coreboot.org/c/coreboot/+/52541 Reviewed-by: Hung-Te Lin <hungte@chromium.org> Reviewed-by: Yu-Ping Wu <yupingso@google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/intel')
0 files changed, 0 insertions, 0 deletions