summaryrefslogtreecommitdiff
path: root/src/soc/intel/xeon_sp
diff options
context:
space:
mode:
authorSubrata Banik <subratabanik@google.com>2022-01-07 13:40:19 +0000
committerSubrata Banik <subratabanik@google.com>2022-01-19 09:57:47 +0000
commit56ab8e2aae25efc839daeb56d5922e66d2680aec (patch)
tree2790032028d9ddba711fe08a3eaab3105d571acd /src/soc/intel/xeon_sp
parent6ac5dc2ca6a6b09d1b0156c2db6aa1385ccaf13e (diff)
soc/intel/common/cpu: Use SoC overrides to get CPU privilegeĀ level
This patch implements a SoC overridesĀ to check CPU privilege level as the MSR is not consistent across platforms. For example: On APL/GLK/DNV, it's MSR 0x120 and CNL onwards it's MSR 0x151. BUG=b:211573253, b:211950520 Signed-off-by: Subrata Banik <subratabanik@google.com> Change-Id: I515f0a3548bc5d6250e30f963d46f28f3c1b90b3 Reviewed-on: https://review.coreboot.org/c/coreboot/+/60900 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Diffstat (limited to 'src/soc/intel/xeon_sp')
-rw-r--r--src/soc/intel/xeon_sp/cpx/cpu.c6
-rw-r--r--src/soc/intel/xeon_sp/skx/cpu.c6
2 files changed, 12 insertions, 0 deletions
diff --git a/src/soc/intel/xeon_sp/cpx/cpu.c b/src/soc/intel/xeon_sp/cpx/cpu.c
index ba417a7060..07c2db7bbf 100644
--- a/src/soc/intel/xeon_sp/cpx/cpu.c
+++ b/src/soc/intel/xeon_sp/cpx/cpu.c
@@ -32,6 +32,12 @@ static const void *microcode_patch;
static const config_t *chip_config = NULL;
+bool cpu_soc_is_in_untrusted_mode(void)
+{
+ /* IA_UNTRUSTED_MODE is not supported in Cooper Lake */
+ return false;
+}
+
static void xeon_configure_mca(void)
{
msr_t msr;
diff --git a/src/soc/intel/xeon_sp/skx/cpu.c b/src/soc/intel/xeon_sp/skx/cpu.c
index fcdb2d7ea0..c29952916a 100644
--- a/src/soc/intel/xeon_sp/skx/cpu.c
+++ b/src/soc/intel/xeon_sp/skx/cpu.c
@@ -20,6 +20,12 @@
static const config_t *chip_config = NULL;
+bool cpu_soc_is_in_untrusted_mode(void)
+{
+ /* IA_UNTRUSTED_MODE is not supported in Skylake */
+ return false;
+}
+
static void xeon_configure_mca(void)
{
msr_t msr;