diff options
| author | Marc Jones <marcjones@sysproconsulting.com> | 2021-03-30 12:16:09 -0600 |
|---|---|---|
| committer | Patrick Georgi <pgeorgi@google.com> | 2021-04-16 06:55:55 +0000 |
| commit | 051bf5d3324f529cf8f4616918b78de634fdf944 (patch) | |
| tree | fea7accd796c278251767c24a6ecbc1d42a4d839 /src/soc/intel/xeon_sp/cpx/include | |
| parent | 1bfe7b4edf7fed59a475280adc0ca324f8fea49c (diff) | |
soc/intel/common/block/fast_spi: Add flash PRR34 lock
Set the flash PRR3 and PRR4 lock to be set with SPI FLOCKDN.
Change-Id: I288eea3e0e853e5067c5af23e22eab79330c0f20
Signed-off-by: Marc Jones <marcjones@sysproconsulting.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/51779
Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
Reviewed-by: Jay Talbott <JayTalbott@sysproconsulting.com>
Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/intel/xeon_sp/cpx/include')
0 files changed, 0 insertions, 0 deletions