summaryrefslogtreecommitdiff
path: root/src/soc/intel/tigerlake/spd/lp4x/spd-5.hex
diff options
context:
space:
mode:
authorFurquan Shaikh <furquan@google.com>2020-06-02 22:45:52 -0700
committerPatrick Georgi <pgeorgi@google.com>2020-06-08 06:42:19 +0000
commitbcb4a77fb11dc3cc8b0c74559e4f47549db368e4 (patch)
tree7c7e037ca6a6ca961f346a90ffdd761cd054ebf4 /src/soc/intel/tigerlake/spd/lp4x/spd-5.hex
parent16ef59e81ee74fdf24ea14827a5dee4d5ff42381 (diff)
spd/lp4x: Set manufacturer part name to blank (0x20)
As per JEDEC spec, manufacturer part name should be set to blank (0x20). This change updates gen_spd.go to set bytes 329-348 as 0x20 and regenerates SPDs for TGL and JSL. Change-Id: I6af18d89afd7264cec7e54b38e95df83d55aa058 Signed-off-by: Furquan Shaikh <furquan@google.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/42023 Reviewed-by: Karthik Ramasubramanian <kramasub@google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/intel/tigerlake/spd/lp4x/spd-5.hex')
-rw-r--r--src/soc/intel/tigerlake/spd/lp4x/spd-5.hex4
1 files changed, 2 insertions, 2 deletions
diff --git a/src/soc/intel/tigerlake/spd/lp4x/spd-5.hex b/src/soc/intel/tigerlake/spd/lp4x/spd-5.hex
index 9f5bb035f4..e31337d5fc 100644
--- a/src/soc/intel/tigerlake/spd/lp4x/spd-5.hex
+++ b/src/soc/intel/tigerlake/spd/lp4x/spd-5.hex
@@ -18,8 +18,8 @@
00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
-00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
-00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+00 00 00 00 00 00 00 00 00 20 20 20 20 20 20 20
+20 20 20 20 20 20 20 20 20 20 20 20 20 00 00 00
00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00