summaryrefslogtreecommitdiff
path: root/src/soc/intel/tigerlake/reset.c
diff options
context:
space:
mode:
authorBill XIE <persmule@hardenedlinux.org>2023-01-29 09:55:19 +0800
committerArthur Heymans <arthur@aheymans.xyz>2023-02-02 07:02:10 +0000
commitb184e6e0a1ccd1d2cb2cc53d06f7969c98cca899 (patch)
tree03b2e6220e1292e355c52defd5b2ba2b3a0db52a /src/soc/intel/tigerlake/reset.c
parent2ff381d0d6fce6c2c8bcedb30fe6a908e3a5311b (diff)
nb/intel/{sandybridge,haswell}: Generate IOAPIC DMAR entries from hw
Use acpi_create_dmar_ds_ioapic_from_hw() to generate DMAR entries. This can restore s3 resume capability for Sandy Bridge platforms lost after commit d165357ec37c ("sb,soc/intel: Use register_new_ioapic_gsi0()"). Signed-off-by: Bill XIE <persmule@hardenedlinux.org> Change-Id: I83e735707cd9ff30aa339443593239cd7e3e4656 Reviewed-on: https://review.coreboot.org/c/coreboot/+/72513 Reviewed-by: Nico Huber <nico.h@gmx.de> Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Arthur Heymans <arthur@aheymans.xyz>
Diffstat (limited to 'src/soc/intel/tigerlake/reset.c')
0 files changed, 0 insertions, 0 deletions