summaryrefslogtreecommitdiff
path: root/src/soc/intel/tigerlake/reset.c
diff options
context:
space:
mode:
authorJeremy Soller <jackpot51@gmail.com>2022-05-26 10:21:36 -0600
committerFelix Held <felix-coreboot@felixheld.de>2022-09-16 16:17:19 +0000
commit9601b1e273accfbff816cd6e7627862166cfb472 (patch)
tree0c0004a227fd4e1fa055e51e64389e93e3277b41 /src/soc/intel/tigerlake/reset.c
parent3541c31add6661188556d9d856fd7fb97d74201a (diff)
soc/intel/alderlake: Set FSP-S GnaEnable based on devicetree
Change-Id: Ifd25416c55c4dba1709f74cdedc0c58e881d6266 Signed-off-by: Jeremy Soller <jeremy@system76.com> Signed-off-by: Tim Crawford <tcrawford@system76.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/66090 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org> Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Diffstat (limited to 'src/soc/intel/tigerlake/reset.c')
0 files changed, 0 insertions, 0 deletions