summaryrefslogtreecommitdiff
path: root/src/soc/intel/tigerlake/fsp_params.c
diff options
context:
space:
mode:
authorPatrick Rudolph <patrick.rudolph@9elements.com>2021-01-25 09:42:08 +0100
committerPatrick Georgi <pgeorgi@google.com>2021-02-01 08:46:30 +0000
commit3fa23b8c008709e4204992c52fcd5b729454b333 (patch)
tree9e37e3f51c4a4c375a3cf497db1db5663f39fe28 /src/soc/intel/tigerlake/fsp_params.c
parent7aaea37e3756803450201bcd9ef202aa4ddc3c02 (diff)
soc/intel/*: Get rid of custom microcode caching
Get rid of custom microcode caching in MPinit and SGX code and use the caching introduced in intel_microcode_find() instead. Change-Id: If3ccd4dcff221c88839ffeafa812f4c38cede63f Signed-off-by: Patrick Rudolph <patrick.rudolph@9elements.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/49897 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Diffstat (limited to 'src/soc/intel/tigerlake/fsp_params.c')
0 files changed, 0 insertions, 0 deletions