summaryrefslogtreecommitdiff
path: root/src/soc/intel/tigerlake/chip.h
diff options
context:
space:
mode:
authorArthur Heymans <arthur@aheymans.xyz>2022-04-06 22:25:50 +0200
committerFelix Held <felix-coreboot@felixheld.de>2022-07-20 20:28:39 +0000
commit3e914d372661ba68ca92d476708bd68af2593b10 (patch)
treed387bc1342a0653b7fcbf53bb8c2b3034d630fc3 /src/soc/intel/tigerlake/chip.h
parenta91821b677b0162e07f0f4e31b738d46992dccaf (diff)
arch/arm64,arm: Prepare for !SEPARATE_ROMSTAGE
Prepare platforms for linking romstage code in the bootblock. Change-Id: Ic20799b4d6e3f62cd05791a2bd275000a12cc83c Signed-off-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-on: https://review.coreboot.org/c/coreboot/+/63420 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Julius Werner <jwerner@chromium.org>
Diffstat (limited to 'src/soc/intel/tigerlake/chip.h')
0 files changed, 0 insertions, 0 deletions