aboutsummaryrefslogtreecommitdiff
path: root/src/soc/intel/tigerlake/chip.h
diff options
context:
space:
mode:
authorWonkyu Kim <wonkyu.kim@intel.com>2020-03-19 15:30:06 -0700
committerPatrick Georgi <pgeorgi@google.com>2020-03-25 10:41:06 +0000
commit3180af7fd6a86d202c241b02afa9cc4c0b9d9262 (patch)
treeb000aa33d380f03c9523dc1b1454ae4f7b0df089 /src/soc/intel/tigerlake/chip.h
parent825332d3c9eb4c32b9e2f8eb54bcc838b1c00bb3 (diff)
soc/intel/tigerlake: Configure Hyperthreading
Configure Hyperthreading based on devicetree BUG=none TEST= Build and boot with FSP log and check Hyperthread setting Signed-off-by: Wonkyu Kim <wonkyu.kim@intel.com> Change-Id: Idc94e6b8ecd59a43be60bf60dc7dd0811ac0350b Reviewed-on: https://review.coreboot.org/c/coreboot/+/39683 Reviewed-by: Furquan Shaikh <furquan@google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/intel/tigerlake/chip.h')
-rw-r--r--src/soc/intel/tigerlake/chip.h2
1 files changed, 2 insertions, 0 deletions
diff --git a/src/soc/intel/tigerlake/chip.h b/src/soc/intel/tigerlake/chip.h
index f82f13d45b..1d4bd5fa5a 100644
--- a/src/soc/intel/tigerlake/chip.h
+++ b/src/soc/intel/tigerlake/chip.h
@@ -292,6 +292,8 @@ struct soc_intel_tigerlake_config {
*/
uint8_t cpu_ratio_override;
+ /* HyperThreadingDisable : Yes (1) / No (0) */
+ uint8_t HyperThreadingDisable;
};
typedef struct soc_intel_tigerlake_config config_t;