summaryrefslogtreecommitdiff
path: root/src/soc/intel/tigerlake/bootblock
diff options
context:
space:
mode:
authorSubrata Banik <subratabanik@google.com>2024-07-16 13:30:48 +0000
committerSubrata Banik <subratabanik@google.com>2024-07-18 06:01:44 +0000
commit15cfc5df3a7f36c65fa418ff3c867246900eb267 (patch)
tree8a67f910a3f8b5be1cd5ef1eef4085a9c9b10988 /src/soc/intel/tigerlake/bootblock
parent825092a621af7b80d6289dd2d28ee03591e9e314 (diff)
soc/intel/tigerlake: Switch to common eSPI header
This patch updates Tiger Lake code to use the common eSPI header file (`intelpch/espi.h`) instead of the SoC-specific one. BUG=none TEST=Builds successfully for google/volteer. Change-Id: I01eca0ab132b1788c4633d0e214d4dfde25f5b98 Signed-off-by: Subrata Banik <subratabanik@google.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/83488 Reviewed-by: Eric Lai <ericllai@google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/intel/tigerlake/bootblock')
-rw-r--r--src/soc/intel/tigerlake/bootblock/pch.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/soc/intel/tigerlake/bootblock/pch.c b/src/soc/intel/tigerlake/bootblock/pch.c
index fc06873259..64e8b2e64c 100644
--- a/src/soc/intel/tigerlake/bootblock/pch.c
+++ b/src/soc/intel/tigerlake/bootblock/pch.c
@@ -18,9 +18,9 @@
#include <intelblocks/pcr.h>
#include <intelblocks/pmclib.h>
#include <intelblocks/rtc.h>
+#include <intelpch/espi.h>
#include <soc/bootblock.h>
#include <soc/soc_chip.h>
-#include <soc/espi.h>
#include <soc/iomap.h>
#include <soc/p2sb.h>
#include <soc/pch.h>