summaryrefslogtreecommitdiff
path: root/src/soc/intel/tigerlake/acpi/southbridge.asl
diff options
context:
space:
mode:
authorLean Sheng Tan <sheng.tan@9elements.com>2022-07-19 17:01:36 +0200
committerFelix Held <felix-coreboot@felixheld.de>2022-07-20 20:25:46 +0000
commita91821b677b0162e07f0f4e31b738d46992dccaf (patch)
tree20eccdeec1c2f3237717af7bc30aa3ad9736f65c /src/soc/intel/tigerlake/acpi/southbridge.asl
parent281a55e9036dd4c842f715e905d9e69f57eb0ddf (diff)
mb/prodrive/atlas: Swtich from EC UART to LPSS UART
Switch x86 uart output from EC to LPSS. Signed-off-by: Lean Sheng Tan <sheng.tan@9elements.com> Change-Id: I2756d139a72185ba6a5c6d1079d770ce33afdf71 Reviewed-on: https://review.coreboot.org/c/coreboot/+/65985 Reviewed-by: Angel Pons <th3fanbus@gmail.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/intel/tigerlake/acpi/southbridge.asl')
0 files changed, 0 insertions, 0 deletions