summaryrefslogtreecommitdiff
path: root/src/soc/intel/skylake
diff options
context:
space:
mode:
authorArthur Heymans <arthur@aheymans.xyz>2019-05-25 09:47:01 +0200
committerPatrick Georgi <pgeorgi@google.com>2019-05-29 20:03:14 +0000
commit8a1b94ccbeca88b8fba96329477e99ea8535c244 (patch)
treef88d02677ce54e300fe90582dac67134da62ae91 /src/soc/intel/skylake
parent6d6945b807469675f872124f33250d2e5c0f14b8 (diff)
Clean up unused arch/early_variables.h header
Change-Id: Ib863e23863ba6d7504b6c4d32de2f1fea4e57fec Signed-off-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-on: https://review.coreboot.org/c/coreboot/+/32996 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
Diffstat (limited to 'src/soc/intel/skylake')
-rw-r--r--src/soc/intel/skylake/romstage/romstage.c1
-rw-r--r--src/soc/intel/skylake/romstage/romstage_fsp20.c1
2 files changed, 0 insertions, 2 deletions
diff --git a/src/soc/intel/skylake/romstage/romstage.c b/src/soc/intel/skylake/romstage/romstage.c
index 12239ae13e..29c4774dc1 100644
--- a/src/soc/intel/skylake/romstage/romstage.c
+++ b/src/soc/intel/skylake/romstage/romstage.c
@@ -15,7 +15,6 @@
*/
#include <arch/cbfs.h>
-#include <arch/early_variables.h>
#include <assert.h>
#include <console/console.h>
#include <cpu/x86/mtrr.h>
diff --git a/src/soc/intel/skylake/romstage/romstage_fsp20.c b/src/soc/intel/skylake/romstage/romstage_fsp20.c
index 96937d651d..04c369beb8 100644
--- a/src/soc/intel/skylake/romstage/romstage_fsp20.c
+++ b/src/soc/intel/skylake/romstage/romstage_fsp20.c
@@ -14,7 +14,6 @@
*/
#include <arch/cpu.h>
-#include <arch/early_variables.h>
#include <arch/symbols.h>
#include <assert.h>
#include <cpu/x86/mtrr.h>