summaryrefslogtreecommitdiff
path: root/src/soc/intel/skylake
diff options
context:
space:
mode:
authorSubrata Banik <subrata.banik@intel.com>2019-04-10 11:36:58 +0530
committerSubrata Banik <subrata.banik@intel.com>2019-04-13 03:25:35 +0000
commit459df6697a150e0be5dd0378d98ef54eff520641 (patch)
tree9887e2663c3af03b4f84e881ac9a55b70c500a17 /src/soc/intel/skylake
parentc47eda0e6be36fe7b8c77ff5d41db8d240cf67fd (diff)
soc/intel/cpulib: Factor out IA32_PERF_CTL (0x199) MSR code
This patch replaces multiple IA32_PERF_CTL programming with single helper function. TEST=Build and boot WHL and CML platform. Change-Id: I212daa61aa11191dd832630461b517d3dbedd6e1 Signed-off-by: Subrata Banik <subrata.banik@intel.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/32281 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-by: Duncan Laurie <dlaurie@chromium.org>
Diffstat (limited to 'src/soc/intel/skylake')
0 files changed, 0 insertions, 0 deletions