diff options
| author | Andrey Petrov <anpetrov@fb.com> | 2020-04-30 13:37:12 -0700 |
|---|---|---|
| committer | Andrey Petrov <andrey.petrov@gmail.com> | 2020-05-01 23:11:55 +0000 |
| commit | 15070e7ea86eefc211718b967e50fe44281bd879 (patch) | |
| tree | a9f32bd927f9b9dbb3f42b80184f6b2569fec1b4 /src/soc/intel/skylake/nhlt/max98373.c | |
| parent | 26679699cddaccdc1539e5c0c4b82e49e7ec2900 (diff) | |
soc/intel/xeon_sp: Add C620 p2sb.h
Add p2sb.h that is shared by all currently supported Xeon SP CPUs.
Change-Id: Idcbff7ad587cb116897a953c079fb0a8b86cc2ed
Signed-off-by: Andrey Petrov <anpetrov@fb.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/40919
Reviewed-by: Maxim Polyakov <max.senia.poliak@gmail.com>
Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/intel/skylake/nhlt/max98373.c')
0 files changed, 0 insertions, 0 deletions