summaryrefslogtreecommitdiff
path: root/src/soc/intel/skylake/chipset.cb
diff options
context:
space:
mode:
authorKun Liu <liukun11@huaqin.corp-partner.google.com>2024-07-02 17:47:46 +0800
committerSubrata Banik <subratabanik@google.com>2024-07-08 06:11:26 +0000
commit048bffc3650952b720f4d403f010ccf2c0b1b5d1 (patch)
tree6888b1d5d24483a1cc95a2f34db99cfc94b439f7 /src/soc/intel/skylake/chipset.cb
parent85cb9f76480e83809391a606eabd4b1dae465382 (diff)
mb/google/brox/var/lotso: Update DTT settings for thermal control
update DTT settings for thermal control,according to b:348285763#comment6. BUG=b:348285763 TEST=emerge-brox coreboot Change-Id: I67e16a2596884d501273a5787119406dff7a20f9 Signed-off-by: Kun Liu <liukun11@huaqin.corp-partner.google.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/83304 Reviewed-by: Jian Tong <tongjian@huaqin.corp-partner.google.com> Reviewed-by: Eric Lai <ericllai@google.com> Reviewed-by: Sumeet R Pawnikar <sumeet.r.pawnikar@intel.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/intel/skylake/chipset.cb')
0 files changed, 0 insertions, 0 deletions