summaryrefslogtreecommitdiff
path: root/src/soc/intel/skylake/bootblock/pch.c
diff options
context:
space:
mode:
authorAngel Pons <th3fanbus@gmail.com>2021-02-19 23:23:19 +0100
committerAngel Pons <th3fanbus@gmail.com>2021-03-01 19:43:22 +0000
commit4778590d159a13409e413556d32cbfea39ba207a (patch)
treeeaefb4d91a0eda9e1657200c5641f48b516ecef1 /src/soc/intel/skylake/bootblock/pch.c
parent5d98dabb4e10cb93cae9b43f47dc3c4fe1fefd5f (diff)
soc/intel/skylake: Move `gspi_early_bar_init()` call
For consistency with newer platforms, do this in pch.c instead. Change-Id: Ie7a1d3e106553388df55044be91c7837061c42da Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/50954 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Michael Niewöhner <foss@mniewoehner.de> Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org>
Diffstat (limited to 'src/soc/intel/skylake/bootblock/pch.c')
-rw-r--r--src/soc/intel/skylake/bootblock/pch.c3
1 files changed, 3 insertions, 0 deletions
diff --git a/src/soc/intel/skylake/bootblock/pch.c b/src/soc/intel/skylake/bootblock/pch.c
index b15bf98fa1..1685e43e0e 100644
--- a/src/soc/intel/skylake/bootblock/pch.c
+++ b/src/soc/intel/skylake/bootblock/pch.c
@@ -5,6 +5,7 @@
#include <intelblocks/cse.h>
#include <intelblocks/dmi.h>
#include <intelblocks/fast_spi.h>
+#include <intelblocks/gspi.h>
#include <intelblocks/itss.h>
#include <intelblocks/lpc_lib.h>
#include <intelblocks/p2sb.h>
@@ -142,4 +143,6 @@ void bootblock_pch_init(void)
/* initialize Heci interface */
heci_init(HECI1_BASE_ADDRESS);
+
+ gspi_early_bar_init();
}