diff options
author | Subrata Banik <subrata.banik@intel.com> | 2017-03-29 14:07:46 +0530 |
---|---|---|
committer | Martin Roth <martinroth@google.com> | 2017-04-10 20:00:35 +0200 |
commit | d579199f968c88bdbb7e907f6e683d829215eeac (patch) | |
tree | 62154b60a2b48633d8a67336f855e410cbeb85d7 /src/soc/intel/skylake/acpi/pch.asl | |
parent | 92dde2fdd7516a026991116b7466f968e702828c (diff) |
soc/intel/common/block: Add Intel common PCR support
IOSF_SB message space is used to access registers mapped
on IOSF-SB. These registers include uncore CRs (configuration
registers) and chipset specific registers. The Private
Configuration Register (PCR) space is accessed on IOSF-SB
using destination ID also known as Port ID.
Access to IOSF-SB by the Host or System Agent is possible
over PSF via the Primary to Sideband Bridge (P2SB). P2SB will
forward properly formatted register access requests as CRRd and
CRWr request via IOSF-SB.
Change-Id: I78526a86b6d10f226570c08050327557e0bb2c78
Signed-off-by: Subrata Banik <subrata.banik@intel.com>
Reviewed-on: https://review.coreboot.org/18669
Tested-by: build bot (Jenkins)
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Diffstat (limited to 'src/soc/intel/skylake/acpi/pch.asl')
0 files changed, 0 insertions, 0 deletions