summaryrefslogtreecommitdiff
path: root/src/soc/intel/jasperlake/fsp_params.c
diff options
context:
space:
mode:
authorRen Kuo <ren.kuo@quanta.corp-partner.google.com>2024-09-11 13:49:29 +0800
committerFelix Held <felix-coreboot@felixheld.de>2024-09-16 14:13:38 +0000
commit19788920cb64695f85baaea3248d7844bae11b93 (patch)
treee66861014f5f5b2f49f57a071ab5e38ff1983308 /src/soc/intel/jasperlake/fsp_params.c
parentfa5e3d9d4474e50758ddf2287d26b164806c597c (diff)
mb/google/brox/jubilant: Update cpu power limit settings
1)Modify jubilant cpu power limit setting depend on the brox baseboad settgins,refer to CL: https://review.coreboot.org/c/coreboot/+/83752 2)Update PL1,PL2, and PL4 value from jubilant thermal design PL1 = 15W PL2 = 41W PL4 = 87W BUG=b:364441688 BRANCH=None TEST=Able to successfully boot on jubilant photo SKU1 and SKU2 boards with AC w/o battery. Test on AC 65W and 45W w/o battery,and check the PL values. Change-Id: I9a143d9faaa6c57b0d314c0ff6c0e55f556d7216 Signed-off-by: Ren Kuo <ren.kuo@quanta.corp-partner.google.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/84219 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Kenneth Chan <kenneth.chan@quanta.corp-partner.google.com>
Diffstat (limited to 'src/soc/intel/jasperlake/fsp_params.c')
0 files changed, 0 insertions, 0 deletions