summaryrefslogtreecommitdiff
path: root/src/soc/intel/icelake/bootblock
diff options
context:
space:
mode:
authorElyes HAOUAS <ehaouas@noos.fr>2020-07-10 10:45:16 +0200
committerPatrick Georgi <pgeorgi@google.com>2020-07-14 16:11:59 +0000
commit3ea5b2d2e64d3e680d2d3c6747c218a04d648238 (patch)
tree5e8d8118ac5a345ab253050f37a3c085808fbfe8 /src/soc/intel/icelake/bootblock
parent0badea85a732ad828d7874ce94eea6bbc42598d2 (diff)
soc/intel/braswell/romstage/romstage.c: Add missing include
Replace unused <stddef.h> with missing <stdint.h>. Change-Id: I43b8ba5849de30e2ee253382ef85b17f2d0ae589 Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/c/coreboot/+/43343 Reviewed-by: Patrick Georgi <pgeorgi@google.com> Reviewed-by: Angel Pons <th3fanbus@gmail.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/intel/icelake/bootblock')
0 files changed, 0 insertions, 0 deletions