summaryrefslogtreecommitdiff
path: root/src/soc/intel/fsp_baytrail/spi.c
diff options
context:
space:
mode:
authorArthur Heymans <arthur@aheymans.xyz>2018-01-24 23:25:13 +0100
committerPatrick Georgi <pgeorgi@google.com>2018-03-28 06:49:19 +0000
commit8b76605a4af9b45894c39cd7b9c480bd96f523cd (patch)
tree4d24a5aa80b7e6e1b19ef62868fc442aa1a8c128 /src/soc/intel/fsp_baytrail/spi.c
parenta050817ce57ef960bf2bec3a18f23b59039dd184 (diff)
nb/intel/gm45: Allocate a 8M TSEG region
Tested on Thinkpad X200. Change-Id: I9db7a71608aaec956a7b22649498b97d58f35265 Signed-off-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-on: https://review.coreboot.org/23418 Reviewed-by: Nico Huber <nico.h@gmx.de> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/intel/fsp_baytrail/spi.c')
0 files changed, 0 insertions, 0 deletions