aboutsummaryrefslogtreecommitdiff
path: root/src/soc/intel/fsp_baytrail/romstage
diff options
context:
space:
mode:
authorJoel Kitching <kitching@google.com>2018-09-26 17:58:14 +0800
committerPhilipp Deppenwiese <zaolin.daisuki@gmail.com>2018-10-24 09:07:43 +0000
commit1d93b88af2de9dd3af45ebaffcac4344baaf3d40 (patch)
tree38efffe3368a820814e8c4737499b0544f1ecbd0 /src/soc/intel/fsp_baytrail/romstage
parentc5d0a2ea1fff572d6a61b4c6cb8b3661833f904f (diff)
vboot: fix CONFIG_RESUME_PATH_SAME_AS_BOOT S3 resume logic
- should not check VBOOT_STARTS_IN_BOOTBLOCK to set context flag - implement vboot_platform_is_resuming on platforms missing it - add ACPI_INTEL_HARDWARE_SLEEP_VALUES to two intel southbridges [ originally https://review.coreboot.org/c/coreboot/+/28750 ] BUG=b:114018226 TEST=compile coreboot Change-Id: I1ef0bcdfd01746198f8140f49698b58065d820b9 Signed-off-by: Joel Kitching <kitching@google.com> Reviewed-on: https://review.coreboot.org/29060 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Aaron Durbin <adurbin@chromium.org> Reviewed-by: Philipp Deppenwiese <zaolin.daisuki@gmail.com>
Diffstat (limited to 'src/soc/intel/fsp_baytrail/romstage')
-rw-r--r--src/soc/intel/fsp_baytrail/romstage/romstage.c6
1 files changed, 6 insertions, 0 deletions
diff --git a/src/soc/intel/fsp_baytrail/romstage/romstage.c b/src/soc/intel/fsp_baytrail/romstage/romstage.c
index f8d985eaea..fb5962e59c 100644
--- a/src/soc/intel/fsp_baytrail/romstage/romstage.c
+++ b/src/soc/intel/fsp_baytrail/romstage/romstage.c
@@ -39,6 +39,7 @@
#include <version.h>
#include <pc80/mc146818rtc.h>
#include <device/pci_def.h>
+#include <security/vboot/vboot_common.h>
/* Return 0, 3, 4 or 5 to indicate the previous sleep state. */
uint32_t chipset_prev_sleep_state(uint32_t clear)
@@ -271,3 +272,8 @@ uint64_t get_initial_timestamp(void)
{
return 0;
}
+
+int vboot_platform_is_resuming(void)
+{
+ return !!romstage_handoff_is_resume();
+}