summaryrefslogtreecommitdiff
path: root/src/soc/intel/fsp_baytrail/fsp
diff options
context:
space:
mode:
authorShaunak Saha <shaunak.saha@intel.com>2016-06-07 00:05:00 -0700
committerDuncan Laurie <dlaurie@chromium.org>2016-07-28 20:09:58 +0200
commit44887c3e36821379d6091812b83e1b7ff9f9af53 (patch)
tree6be8da5c7c0b0f5a9383621a0e363db63b213810 /src/soc/intel/fsp_baytrail/fsp
parente51387896ffa1c9a7337e9cd46f6b5f83c3b5deb (diff)
intel/common: Add ASL code for DPTF
This patch adds the common ASL code for Intel platforms. This is the basic ASL needed to add support for DPTF controlled devices. We are moving these commmon ASL files to src/soc/intel/common/acpi as these are same codes used in all Intel platforms and hence no need to duplicate. BUG=chrome-os-partner:53096 TEST=Verify that the thermal zones are enumerated under /sys/class/thermal. Navigate to /sys/class/thermal, and verify that a thermal zone of type TCPU exists there. Change-Id: I01078382a9008263c6ad99f6bf07558885af6a63 Signed-off-by: Shaunak Saha <shaunak.saha@intel.com> Reviewed-on: https://review.coreboot.org/15093 Tested-by: build bot (Jenkins) Reviewed-by: Duncan Laurie <dlaurie@chromium.org>
Diffstat (limited to 'src/soc/intel/fsp_baytrail/fsp')
0 files changed, 0 insertions, 0 deletions