aboutsummaryrefslogtreecommitdiff
path: root/src/soc/intel/fsp_baytrail/fsp
diff options
context:
space:
mode:
authorYork Yang <york.yang@intel.com>2015-07-07 11:09:02 -0700
committerStefan Reinauer <stefan.reinauer@coreboot.org>2015-07-21 22:32:23 +0200
commitf226a4d41db5ab314200206e7cb8731f022a14a6 (patch)
tree8f1436b87d1644a92fd3fde74f63e40ec11bb9c4 /src/soc/intel/fsp_baytrail/fsp
parentd9c7a7b4dadc088c49a5668b13bb74fc6eea8079 (diff)
intel/fsp_baytrail: Support Baytrail FSP Gold4 release
Baytrail FSP Gold4 release added 5 PCD options. Update UPD_DATA_REGION structure to include these new PCD options and initialized the setting when given in devicetree.cb. Change-Id: Ic343e79479464972455e42f9352b3bb116c6f80f Signed-off-by: York Yang <york.yang@intel.com> Reviewed-on: http://review.coreboot.org/10838 Tested-by: build bot (Jenkins) Reviewed-by: Martin Roth <gaumless@gmail.com>
Diffstat (limited to 'src/soc/intel/fsp_baytrail/fsp')
-rwxr-xr-x[-rw-r--r--]src/soc/intel/fsp_baytrail/fsp/chipset_fsp_util.c7
1 files changed, 6 insertions, 1 deletions
diff --git a/src/soc/intel/fsp_baytrail/fsp/chipset_fsp_util.c b/src/soc/intel/fsp_baytrail/fsp/chipset_fsp_util.c
index 0abab98c7c..ad85c5b8a5 100644..100755
--- a/src/soc/intel/fsp_baytrail/fsp/chipset_fsp_util.c
+++ b/src/soc/intel/fsp_baytrail/fsp/chipset_fsp_util.c
@@ -2,7 +2,7 @@
* This file is part of the coreboot project.
*
* Copyright (C) 2013-2014 Sage Electronic Engineering, LLC.
- * Copyright (C) 2014 Intel Corporation
+ * Copyright (C) 2014-2015 Intel Corporation
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
@@ -112,6 +112,11 @@ static void ConfigureDefaultUpdData(FSP_INFO_HEADER *FspInfo, UPD_DATA_REGION *U
UPD_DEFAULT_CHECK(PcdSccEnablePciMode);
UPD_DEFAULT_CHECK(IgdRenderStandby);
UPD_DEFAULT_CHECK(TxeUmaEnable);
+ UPD_DEFAULT_CHECK(PcdOsSelection);
+ UPD_DEFAULT_CHECK(PcdEMMC45DDR50Enabled);
+ UPD_DEFAULT_CHECK(PcdEMMC45HS200Enabled);
+ UPD_DEFAULT_CHECK(PcdEMMC45RetuneTimerValue);
+ UPD_DEFAULT_CHECK(PcdEnableIgd);
if ((config->PcdeMMCBootMode != EMMC_USE_DEFAULT) ||
(config->PcdeMMCBootMode != EMMC_FOLLOWS_DEVICETREE))