diff options
author | Martin Roth <martinroth@google.com> | 2015-12-02 16:24:00 -0700 |
---|---|---|
committer | Martin Roth <martinroth@google.com> | 2015-12-06 18:43:11 +0100 |
commit | d49bbff8ffc00d5a83d774f123939f5fc444ba08 (patch) | |
tree | fcd727aba27f912677fafc2cfd917f4108123e91 /src/soc/intel/fsp_baytrail/baytrail | |
parent | cf752fe9666919e5c403a9dac09a70cbaf64fa1f (diff) |
Rangeley: Change A, A, A, A INT routing to A, A, A, B
Devices that have their interrupt routing set to A, A, A, A don't get
any interrupt values assigned because that series evaluates to 0. The
code that sets the interrupt values checks to make sure a value is set
by verifying that it's not 0. On Bay Trail, these are all
single-function graphics devices, so by changing one of the unused
interrupt lines from A to any other value, it assigns the values
correctly.
This issue did not affect ACPI interrupt routing.
This is just a workaround, and the root issue still needs to be fixed.
Change-Id: I4e6fe56084cbe86b309da15d61b296f1936458ec
Signed-off-by: Martin Roth <martinroth@google.com>
Reviewed-on: https://review.coreboot.org/12630
Tested-by: build bot (Jenkins)
Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
Diffstat (limited to 'src/soc/intel/fsp_baytrail/baytrail')
0 files changed, 0 insertions, 0 deletions