summaryrefslogtreecommitdiff
path: root/src/soc/intel/denverton_ns/include
diff options
context:
space:
mode:
authorElyes Haouas <ehaouas@noos.fr>2023-09-09 07:58:36 +0200
committerFelix Singer <service+coreboot-gerrit@felixsinger.de>2023-09-17 13:31:59 +0000
commit27780ab9a6ef7db5e62f02df6e4702bc5c1e8350 (patch)
tree36e12b4f4d4ce08818dcbb7052430b673206575a /src/soc/intel/denverton_ns/include
parentc0b35ccb510259a783dce234e633e788fb76b5c2 (diff)
soc/intel/denverton_ns: Remove __attribute__(())
Change-Id: I9a9926a7298bca0ca5b67a59124b1e0471e179c4 Signed-off-by: Elyes Haouas <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/c/coreboot/+/77729 Reviewed-by: Felix Singer <service+coreboot-gerrit@felixsinger.de> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/intel/denverton_ns/include')
-rw-r--r--src/soc/intel/denverton_ns/include/soc/gpio_dnv.h2
-rw-r--r--src/soc/intel/denverton_ns/include/soc/pm.h2
2 files changed, 2 insertions, 2 deletions
diff --git a/src/soc/intel/denverton_ns/include/soc/gpio_dnv.h b/src/soc/intel/denverton_ns/include/soc/gpio_dnv.h
index 06a0721fa1..ed26d52f34 100644
--- a/src/soc/intel/denverton_ns/include/soc/gpio_dnv.h
+++ b/src/soc/intel/denverton_ns/include/soc/gpio_dnv.h
@@ -133,7 +133,7 @@ struct GPIO_CONFIG {
**/
uint32_t OtherSettings : 2;
uint32_t RsvdBits : 27; ///< Reserved bits for future extension
-} __attribute__((packed));
+} __packed;
typedef enum { GpioHardwareDefault = 0x0 } GPIO_HARDWARE_DEFAULT;
diff --git a/src/soc/intel/denverton_ns/include/soc/pm.h b/src/soc/intel/denverton_ns/include/soc/pm.h
index 368fac8e3d..d1345e05af 100644
--- a/src/soc/intel/denverton_ns/include/soc/pm.h
+++ b/src/soc/intel/denverton_ns/include/soc/pm.h
@@ -26,7 +26,7 @@ struct chipset_power_state {
uint32_t gen_pmcon_b;
uint32_t gblrst_cause[2];
uint32_t prev_sleep_state;
-} __attribute__((packed));
+} __packed;
/* Get base address PMC memory mapped registers. */
uint8_t *pmc_mmio_regs(void);