summaryrefslogtreecommitdiff
path: root/src/soc/intel/common/block/usb4
diff options
context:
space:
mode:
authorMaulik V Vaghela <maulik.v.vaghela@intel.com>2022-03-21 14:06:44 +0530
committerFelix Held <felix-coreboot@felixheld.de>2022-03-23 14:59:12 +0000
commit85a09ef99b56ec4e7398efd1d72b388d92435286 (patch)
tree676c6cfa6de3b0c826e0a386413aa0fd996af09c /src/soc/intel/common/block/usb4
parenta691cbd2eb2a5ed98bf1dadbbe3c09065eb0fe2a (diff)
soc/intel/adl-n: Add device ID for TCSS XHCI
This patch adds TCSS XHCI device ID for ADL-N CPU which is required for USB3 port enumeration. Document Reference: 645548 revision 1.0 (Chapter 2.3) BUG=None BRANCH=None TEST=Check if device is detected correctly and ACPI entries are generated for device 0d.0 Change-Id: Id5d42d60eb05137406ef45b9e87e27948fc3b674 Signed-off-by: Maulik V Vaghela <maulik.v.vaghela@intel.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/62955 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Krishna P Bhat D <krishna.p.bhat.d@intel.com> Reviewed-by: Kangheui Won <khwon@chromium.org> Reviewed-by: Subrata Banik <subratabanik@google.com>
Diffstat (limited to 'src/soc/intel/common/block/usb4')
-rw-r--r--src/soc/intel/common/block/usb4/xhci.c1
1 files changed, 1 insertions, 0 deletions
diff --git a/src/soc/intel/common/block/usb4/xhci.c b/src/soc/intel/common/block/usb4/xhci.c
index 64e5601cde..20ed2a5865 100644
--- a/src/soc/intel/common/block/usb4/xhci.c
+++ b/src/soc/intel/common/block/usb4/xhci.c
@@ -31,6 +31,7 @@ static const unsigned short pci_device_ids[] = {
PCI_DID_INTEL_TGP_TCSS_XHCI,
PCI_DID_INTEL_TGP_H_TCSS_XHCI,
PCI_DID_INTEL_ADP_TCSS_XHCI,
+ PCI_DID_INTEL_ADP_N_TCSS_XHCI,
0
};