summaryrefslogtreecommitdiff
path: root/src/soc/intel/common/block/timer
diff options
context:
space:
mode:
authorElyes HAOUAS <ehaouas@noos.fr>2020-04-29 10:42:34 +0200
committerPatrick Georgi <pgeorgi@google.com>2020-05-01 16:35:06 +0000
commitb887adf7a56f2877c41e808002f30841a6679eb6 (patch)
tree21610d86c82b79f9c72e89b4be09fac4035d2505 /src/soc/intel/common/block/timer
parent3e42ee05d86c1de3ed23dddf08fd8e6451bdea92 (diff)
soc/intel/broadwell: Fix 16-bit read/write PCI_COMMAND register
Change-Id: I0fd1a758d8838b3eea5640b41eee6a6893360aa3 Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/c/coreboot/+/40850 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Patrick Georgi <pgeorgi@google.com>
Diffstat (limited to 'src/soc/intel/common/block/timer')
0 files changed, 0 insertions, 0 deletions