diff options
| author | Meera Ravindranath <meera.ravindranath@intel.com> | 2020-02-12 16:01:22 +0530 |
|---|---|---|
| committer | Patrick Georgi <pgeorgi@google.com> | 2020-02-25 10:13:36 +0000 |
| commit | 3f4af0da938e0d9f4d80e77a3d8abd1f6400e57e (patch) | |
| tree | f91f342cd93dbcf175016681b3fbdf887688886d /src/soc/intel/common/block/itss | |
| parent | 7e8998466f6b0cfa410af94da41b18859d6379f2 (diff) | |
soc/intel/common: Update Jasper Lake Device IDs
Update Jasper Lake CPU, SA and PCH IDs.
BUG=b:149185282
BRANCH=None
TEST=Compilation for Jasper Lake board is working
Change-Id: I2c9ec1eb4236184b981d99250f263172c82f7117
Signed-off-by: Meera Ravindranath <meera.ravindranath@intel.com>
Signed-off-by: Varshit Pandya <varshit.b.pandya@intel.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/38849
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Aamir Bohra <aamir.bohra@intel.com>
Reviewed-by: Wonkyu Kim <wonkyu.kim@intel.com>
Diffstat (limited to 'src/soc/intel/common/block/itss')
0 files changed, 0 insertions, 0 deletions