summaryrefslogtreecommitdiff
path: root/src/soc/intel/common/block/include
diff options
context:
space:
mode:
authorFurquan Shaikh <furquan@google.com>2020-05-11 19:14:58 -0700
committerAaron Durbin <adurbin@chromium.org>2020-05-14 15:06:28 +0000
commitabd4714ee059b075be5cb94d332602a4ce454bc9 (patch)
tree25b2786f308040929ae3faead6c16b247e30d0df /src/soc/intel/common/block/include
parent1085fee761b381bbc2f9d18fb9cdc8a9e1c90884 (diff)
soc/intel: Always advertise MMIO window above 4G in ACPI tables
There should be no harm in advertising the MMIO window above 4G in ACPI tables unconditionally. OS can decide whether or not to use the window. This change removes the config option enable_above_4GB_mmio and instead adds the correct MMIO window (above 4G) details to ACPI tables always. Change-Id: Ie728f6ee7f396918e61b29ade862b57dac36cb08 Signed-off-by: Furquan Shaikh <furquan@google.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/41276 Reviewed-by: Aaron Durbin <adurbin@chromium.org> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/intel/common/block/include')
-rw-r--r--src/soc/intel/common/block/include/intelblocks/cfg.h1
-rw-r--r--src/soc/intel/common/block/include/intelblocks/nvs.h7
2 files changed, 3 insertions, 5 deletions
diff --git a/src/soc/intel/common/block/include/intelblocks/cfg.h b/src/soc/intel/common/block/include/intelblocks/cfg.h
index 621f0586cb..be2af4aeab 100644
--- a/src/soc/intel/common/block/include/intelblocks/cfg.h
+++ b/src/soc/intel/common/block/include/intelblocks/cfg.h
@@ -24,7 +24,6 @@ struct soc_intel_common_config {
/* PCH Thermal Trip Temperature in deg C */
uint8_t pch_thermal_trip;
struct mmc_dll_params emmc_dll;
- int enable_above_4GB_mmio;
};
/* This function to retrieve soc config structure required by common code */
diff --git a/src/soc/intel/common/block/include/intelblocks/nvs.h b/src/soc/intel/common/block/include/intelblocks/nvs.h
index 003a608f76..e1040eac3c 100644
--- a/src/soc/intel/common/block/include/intelblocks/nvs.h
+++ b/src/soc/intel/common/block/include/intelblocks/nvs.h
@@ -25,10 +25,9 @@ typedef struct global_nvs_t {
u16 u2we; /* 0x2b - 0x2c USB2 Wake Enable Bitmap */
u16 u3we; /* 0x2d - 0x2e USB3 Wake Enable Bitmap */
u8 uior; /* 0x2f - UART debug controller init on S3 resume */
- u8 e4gm; /* 0x30 - Enable above 4GB MMIO Resource */
- u64 a4gb; /* 0x31 - 0x38 Base of above 4GB MMIO Resource */
- u64 a4gs; /* 0x39 - 0x40 Length of above 4GB MMIO Resource */
- u8 unused[191];
+ u64 a4gb; /* 0x30 - 0x37 Base of above 4GB MMIO Resource */
+ u64 a4gs; /* 0x38 - 0x3f Length of above 4GB MMIO Resource */
+ u8 unused[192];
/* ChromeOS specific (0x100 - 0xfff) */
chromeos_acpi_t chromeos;