summaryrefslogtreecommitdiff
path: root/src/soc/intel/common/block/acpi/sgx.c
diff options
context:
space:
mode:
authorMichael Niewöhner <foss@mniewoehner.de>2021-11-03 19:55:03 +0100
committerMichael Niewöhner <foss@mniewoehner.de>2021-11-11 19:29:21 +0000
commitcfa59206a8780d1de99bb22e54830fc03284c083 (patch)
treea62b4a5ee5c2eb61ae14a9adda416438faf956ed /src/soc/intel/common/block/acpi/sgx.c
parent7c088b70ab230df3e4745fc2268f3ec9bd460c14 (diff)
soc/intel: move SGX ACPI code to block/acpi
Move SGX ACPI code to block/acpi. Also move the register definitions there, since they are misplaced in intelblocks/msr.h and are used only once anyways. Change-Id: I089d0ee97c37df2be060b5996183201bfa9b49ca Signed-off-by: Michael Niewöhner <foss@mniewoehner.de> Reviewed-on: https://review.coreboot.org/c/coreboot/+/58925 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org>
Diffstat (limited to 'src/soc/intel/common/block/acpi/sgx.c')
-rw-r--r--src/soc/intel/common/block/acpi/sgx.c58
1 files changed, 58 insertions, 0 deletions
diff --git a/src/soc/intel/common/block/acpi/sgx.c b/src/soc/intel/common/block/acpi/sgx.c
new file mode 100644
index 0000000000..7d9073d9ab
--- /dev/null
+++ b/src/soc/intel/common/block/acpi/sgx.c
@@ -0,0 +1,58 @@
+/* SPDX-License-Identifier: GPL-2.0-only */
+
+#include <acpi/acpigen.h>
+#include <arch/cpu.h>
+#include <console/console.h>
+#include <intelblocks/acpi.h>
+#include <intelblocks/sgx.h>
+
+#define SGX_RESOURCE_ENUM_CPUID_LEAF 0x12
+#define SGX_RESOURCE_ENUM_CPUID_SUBLEAF 0x2
+#define SGX_RESOURCE_ENUM_BIT 0x1
+#define SGX_RESOURCE_MASK_LO 0xfffff000UL
+#define SGX_RESOURCE_MASK_HI 0xfffffUL
+
+static inline uint64_t sgx_resource(uint32_t low, uint32_t high)
+{
+ uint64_t val;
+ val = (uint64_t)(high & SGX_RESOURCE_MASK_HI) << 32;
+ val |= low & SGX_RESOURCE_MASK_LO;
+ return val;
+}
+
+void sgx_fill_ssdt(void)
+{
+ bool epcs = false;
+ struct cpuid_result cpuid_regs;
+ uint64_t emna = 0, elng = 0;
+
+ if (is_sgx_supported()) {
+ /*
+ * Get EPC base and size.
+ * Intel SDM: Table 36-6. CPUID Leaf 12H, Sub-Leaf Index 2 or
+ * higher for enumeration of SGX resources
+ */
+ cpuid_regs = cpuid_ext(SGX_RESOURCE_ENUM_CPUID_LEAF,
+ SGX_RESOURCE_ENUM_CPUID_SUBLEAF);
+
+ if (cpuid_regs.eax & SGX_RESOURCE_ENUM_BIT) {
+ /* EPC section enumerated */
+ epcs = true;
+ emna = sgx_resource(cpuid_regs.eax, cpuid_regs.ebx);
+ elng = sgx_resource(cpuid_regs.ecx, cpuid_regs.edx);
+ }
+
+ printk(BIOS_DEBUG, "SGX: EPC status = %d base = 0x%llx len = 0x%llx\n",
+ epcs, emna, elng);
+ } else {
+ printk(BIOS_DEBUG, "SGX: not supported.\n");
+ }
+
+ acpigen_write_scope("\\_SB.EPC");
+ {
+ acpigen_write_name_byte("EPCS", epcs);
+ acpigen_write_name_qword("EMNA", emna);
+ acpigen_write_name_qword("ELNG", elng);
+ }
+ acpigen_pop_len();
+}