summaryrefslogtreecommitdiff
path: root/src/soc/intel/common/block/acpi/Makefile.inc
diff options
context:
space:
mode:
authorMichael Niewöhner <foss@mniewoehner.de>2021-11-03 19:55:03 +0100
committerMichael Niewöhner <foss@mniewoehner.de>2021-11-11 19:29:21 +0000
commitcfa59206a8780d1de99bb22e54830fc03284c083 (patch)
treea62b4a5ee5c2eb61ae14a9adda416438faf956ed /src/soc/intel/common/block/acpi/Makefile.inc
parent7c088b70ab230df3e4745fc2268f3ec9bd460c14 (diff)
soc/intel: move SGX ACPI code to block/acpi
Move SGX ACPI code to block/acpi. Also move the register definitions there, since they are misplaced in intelblocks/msr.h and are used only once anyways. Change-Id: I089d0ee97c37df2be060b5996183201bfa9b49ca Signed-off-by: Michael Niewöhner <foss@mniewoehner.de> Reviewed-on: https://review.coreboot.org/c/coreboot/+/58925 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org>
Diffstat (limited to 'src/soc/intel/common/block/acpi/Makefile.inc')
-rw-r--r--src/soc/intel/common/block/acpi/Makefile.inc1
1 files changed, 1 insertions, 0 deletions
diff --git a/src/soc/intel/common/block/acpi/Makefile.inc b/src/soc/intel/common/block/acpi/Makefile.inc
index c8eaad5c25..a6eb80db36 100644
--- a/src/soc/intel/common/block/acpi/Makefile.inc
+++ b/src/soc/intel/common/block/acpi/Makefile.inc
@@ -4,3 +4,4 @@ ramstage-$(CONFIG_SOC_INTEL_COMMON_BLOCK_ACPI_LPIT) += lpit.c
ramstage-$(CONFIG_ACPI_BERT) += acpi_bert.c
ramstage-$(CONFIG_SOC_INTEL_COMMON_ACPI_WAKE_SOURCE) += acpi_wake_source.c
ramstage-$(CONFIG_SOC_INTEL_COMMON_BLOCK_ACPI_PEP) += pep.c
+ramstage-$(CONFIG_SOC_INTEL_COMMON_BLOCK_SGX_ENABLE) += sgx.c