diff options
author | Kyösti Mälkki <kyosti.malkki@gmail.com> | 2021-11-03 18:34:14 +0200 |
---|---|---|
committer | Felix Held <felix-coreboot@felixheld.de> | 2021-11-09 00:14:46 +0000 |
commit | 91c077f6e244a05a32630024f068536209c26a02 (patch) | |
tree | a6cfa6fa7714a946db9b1eea74a8573c580cf0ea /src/soc/intel/cannonlake | |
parent | f40a25bb119555755c9714ca841292c85258c3e3 (diff) |
ChromeOS: Fix <vc/google/chromeos/chromeos.h>
Change-Id: Ibbdd589119bbccd3516737c8ee9f90c4bef17c1e
Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/58923
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Julius Werner <jwerner@chromium.org>
Diffstat (limited to 'src/soc/intel/cannonlake')
-rw-r--r-- | src/soc/intel/cannonlake/romstage/fsp_params.c | 1 |
1 files changed, 0 insertions, 1 deletions
diff --git a/src/soc/intel/cannonlake/romstage/fsp_params.c b/src/soc/intel/cannonlake/romstage/fsp_params.c index 2bb3024e09..8cb6c92a65 100644 --- a/src/soc/intel/cannonlake/romstage/fsp_params.c +++ b/src/soc/intel/cannonlake/romstage/fsp_params.c @@ -13,7 +13,6 @@ #include <soc/pci_devs.h> #include <soc/romstage.h> #include <types.h> -#include <vendorcode/google/chromeos/chromeos.h> #include "../chip.h" |