summaryrefslogtreecommitdiff
path: root/src/soc/intel/cannonlake
diff options
context:
space:
mode:
authorAngel Pons <th3fanbus@gmail.com>2021-04-05 12:26:51 +0200
committerAngel Pons <th3fanbus@gmail.com>2021-04-21 14:21:26 +0000
commit73a22edcc8894c34df1234ae02d5318f18e3f7b8 (patch)
tree3c873966bbef0715d9081e2eb04791455f7662c6 /src/soc/intel/cannonlake
parent84d10cc5d38d706ffecd0cd60f6e1f9d90064f96 (diff)
soc/intel: Fix typo in comment
rotine ---> routine Change-Id: I21a71f52d2ec7a05ea3dadf30e8f3e8dac07d168 Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/52106 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Felix Singer <felixsinger@posteo.net> Reviewed-by: Michael Niewöhner <foss@mniewoehner.de>
Diffstat (limited to 'src/soc/intel/cannonlake')
-rw-r--r--src/soc/intel/cannonlake/gpio_common.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/soc/intel/cannonlake/gpio_common.c b/src/soc/intel/cannonlake/gpio_common.c
index 21a5801648..2c2dcdbabd 100644
--- a/src/soc/intel/cannonlake/gpio_common.c
+++ b/src/soc/intel/cannonlake/gpio_common.c
@@ -5,7 +5,7 @@
/*
* Routine to perform below operations:
- * 1. SoC rotine to fill GPIO PM mask and value for GPIO_MISCCFG register
+ * 1. SoC routine to fill GPIO PM mask and value for GPIO_MISCCFG register
* 2. Program GPIO PM configuration based on PM mask and value
*/
void soc_gpio_pm_configuration(void)