summaryrefslogtreecommitdiff
path: root/src/soc/intel/braswell/pcie.c
diff options
context:
space:
mode:
authorPaul Menzel <pmenzel@molgen.mpg.de>2020-10-19 18:01:35 +0200
committerPatrick Georgi <pgeorgi@google.com>2021-02-10 07:22:51 +0000
commit79cc5e01b895fdc3740cbe96c81c5f49d0408985 (patch)
treea0e37fc3e05527ab78cc7902355c11354c5091cb /src/soc/intel/braswell/pcie.c
parent94e4961a0122df88d51f000dc148d9bd7d05409b (diff)
mb/google/zork: devicetree: Fix typo in *Coprocessor* in comment
Fixes: b3c41329fd (mb/google/zork: Add Picasso based Zork mainboard and variants) Change-Id: I68cd5ffc3117e714919bbce56e9af4c9982b3d54 Signed-off-by: Paul Menzel <pmenzel@molgen.mpg.de> Reviewed-on: https://review.coreboot.org/c/coreboot/+/50385 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Angel Pons <th3fanbus@gmail.com> Reviewed-by: Felix Held <felix-coreboot@felixheld.de>
Diffstat (limited to 'src/soc/intel/braswell/pcie.c')
0 files changed, 0 insertions, 0 deletions