diff options
| author | Subrata Banik <subrata.banik@intel.com> | 2018-05-04 13:43:15 +0530 |
|---|---|---|
| committer | Subrata Banik <subrata.banik@intel.com> | 2018-05-05 03:04:14 +0000 |
| commit | dc23396a30bf13450f409eb9ed242ddc57283354 (patch) | |
| tree | d6be32226adf8575e4f4c3089408ce2f59fd63b9 /src/soc/intel/braswell/acpi/lpss.asl | |
| parent | 99bacb7285228ed317c8abe190e9b5e0f2613bd7 (diff) | |
soc/intel/cannonlake: Include stage cache support for CNL
TEST=Build and boot cannonlake rvp. cpu_index() returns
correct cpu index based on caller.
Change-Id: I23f80ef455d075a14121577f401cfc7c44ba0cfa
Signed-off-by: Subrata Banik <subrata.banik@intel.com>
Reviewed-on: https://review.coreboot.org/26052
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Reviewed-by: Furquan Shaikh <furquan@google.com>
Diffstat (limited to 'src/soc/intel/braswell/acpi/lpss.asl')
0 files changed, 0 insertions, 0 deletions