summaryrefslogtreecommitdiff
path: root/src/soc/intel/baytrail/acpi/xhci.asl
diff options
context:
space:
mode:
authorFelix Singer <felixsinger@posteo.net>2022-12-12 07:30:07 +0100
committerFelix Singer <felixsinger@posteo.net>2022-12-14 00:52:05 +0000
commit476fe6ae7e14c10d7411abf1ed447cf54326dd1e (patch)
treee8e99ec935e7d5cce2ed29ef03d9ea5c86976253 /src/soc/intel/baytrail/acpi/xhci.asl
parent3e90ce547c5f803c840c770570b564c6859c7c6f (diff)
soc/intel/baytrail/acpi: Replace Store(a,b) with ASL 2.0 syntax
Replace `Store (a, b)` with `b = a`. Change-Id: Ic171f3343bb35e43be5fdb50c5c926eede6a1d93 Signed-off-by: Felix Singer <felixsinger@posteo.net> Reviewed-on: https://review.coreboot.org/c/coreboot/+/70684 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Elyes Haouas <ehaouas@noos.fr>
Diffstat (limited to 'src/soc/intel/baytrail/acpi/xhci.asl')
-rw-r--r--src/soc/intel/baytrail/acpi/xhci.asl4
1 files changed, 2 insertions, 2 deletions
diff --git a/src/soc/intel/baytrail/acpi/xhci.asl b/src/soc/intel/baytrail/acpi/xhci.asl
index bfed3c6bb6..d3706a4941 100644
--- a/src/soc/intel/baytrail/acpi/xhci.asl
+++ b/src/soc/intel/baytrail/acpi/xhci.asl
@@ -18,11 +18,11 @@ Device (XHCI)
// REV: Revision 0x02 for ACPI 5.0
CreateField (DerefOf (Index (PCKG, Zero)), Zero, 0x07, REV)
- Store (0x02, REV)
+ REV = 0x02
// VISI: Port visibility to user per port
CreateField (DerefOf (Index (PCKG, Zero)), 0x40, One, VISI)
- Store (Arg0, VISI)
+ VISI = Arg0
Return (PCKG)
}