summaryrefslogtreecommitdiff
path: root/src/soc/intel/baytrail/acpi/scc.asl
diff options
context:
space:
mode:
authorMariusz Szafranski <mariuszx.szafranski@intel.com>2017-07-28 16:55:50 +0200
committerMartin Roth <martinroth@google.com>2017-08-22 19:11:23 +0000
commita429761b7befa46f638e6fa2e5dc83fc2a2d46cb (patch)
tree337622979ebecb4b489fb73ef1d6da44f435ac7a /src/soc/intel/baytrail/acpi/scc.asl
parent0f2f069b4fce19d49f0d92ec862a474f16b0c9d6 (diff)
vendorcode/intel/fsp/fsp2_0/denverton_ns: Add FSP header files for Denverton_NS SoC
This change adds the FSP header files for FSP version 2.0 (15D50) for the Intel Denverton_NS SoC. Change-Id: I9672610df09089c549e74072345781bea0b4d06f Signed-off-by: Mariusz Szafranski <mariuszx.szafranski@intel.com> Reviewed-on: https://review.coreboot.org/20805 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: FEI WANG <wangfei.jimei@gmail.com> Reviewed-by: Brenton Dong <brenton.m.dong@intel.com>
Diffstat (limited to 'src/soc/intel/baytrail/acpi/scc.asl')
0 files changed, 0 insertions, 0 deletions